Introduction
Various properties of the RF sources for the SLAC linear accelerator will be measured on every pulse by a system currently being developed. The system is broken into four major parts: A new computer control system, a new timing system, a new remote controller, and new remote RF and Analog heads (see Fig. 1 ).
Control System
The SLAC accelerator is being instrumented with a new control system which is based on a VAX main computer with a large number (-100) of remote computing nodes. Each node features an Intel 8086/87 micro computer connected to the host by a broadband CATV communications system (SLC-NET). The remote processors (cluster micros) control all devices in a geographically designated area. The cluster micro communicates with all peripherals through a new serial CA-MAC channel supporting up to 16 crates. The cluster micro is responsible for monitoring all magnets, beam position monitors, klystrons, digital control/status, linac temperatures, and analog voltages. The high speed control of klystrons is done by a Parallel Input Output Module (PIOP) resident in CAMAC.
Timing System
The timing of all accelerator systems is derived from a new timing system based on a Programmable Delay Unit (PDU). The PDU is a 16 channel digital delay unit that operates in the CAMAC environment. The accelerator's 476 MHz main drive line is the frequency source for all timing delays. A fiducial superimposed on the main drive serves as a system trigger. The PDU detects the fiducial and counts cycles of a 119 MHz sub-harmonic of the main drive to generate timely triggers on a special CAMAC upper-backplane buss. designed to provide all the necessary protection, monitoring, and control for the current SLAC high power pulsed klystrons. The two heads are designed to operate in parallel off the same PIOP controller, allowing a single controller to monitor ALL aspects of a klystron's preformance.
Control System Requirements The Stanford Linear Collider (SLC) project underway at SLAC is placing stringent requirements on the quality of control and monitoring of all accelerator sub-systems. The requirements for klystrons fall into two general classes: Monitoring of defective RF pulses, and Instrumentation and Control.
RF Performance
The monitoring of sub-standard RF pulses will be critical to the high bandwidth servo systems steering the beam for SLC. The servo controllers must be informned of every substandard pulse from every klystron to allow the servo algorithms to discard the most affected data point. This upgrade will include new solid state adjustable input attenuators for the RF drive to each station. The new attenuators maintain a virtually constant RF phase output of the klystron over the desired range of attenuation. This upgrade will allow maintenance personnel to saturate the klystrons without seriously interfering with machine operations.
General Overview of the PIOP The PIOP is schematically presented in Fig. 2 .
PIOP Services
The PIOP will have in a buffer available for asynchronous reads containing critical status information. In addition, the PIOP will provide the control system with a number of diagnostic programs. The information and services are: PIOP Hardware Description The PIOP is a single width CAMAC module which is controlled by an internal microprocessor. The microprocessor controls three major ports on the PIOP: Timing, CAMAC, and a Remote Head.
Timing information is received through the special upper backplane buss on all SLC CAMAC crates. The Processor selects a channel from the buss, and delivers the selected triggers to the remote head.
CAMAC information is transfered by either of the single word buffers, or by a special block protocol. The CAMAC data is stored in a multi-ported memory, and is freely available to the micro processor. Block transfers are done using a DMA support device, with all necessary pre-fetching and data storage done by system hardware. Block sizes and access are controlled by the processor (see Fig. 4) .
The 
